International conference on electrical energy system & power electronics in emerging economies-2009

DESIGN AND IMPLEMENTATION OF SINGLE PHASE SINGLE SWITCH ACTIVE POWER FACTOR CORRECTOR USING DSP(TMS320F2811)

Komal A. sonagra Electrical Engg. Department Kalol institute of technology kalol, Gujarat, India Komal.sonagra@gmail.com

Devendra Tandel Institute of Technology, Nirma University, Ahmedabad, Gujarat, India devtndl0702@gmail.com

Abstract— AC/DC converters are extensively used in various applications like SMPS, UPS. The electronics equipment uses as input stage a rectifier with capacitor as a filter. A major problem associated with these loads is the harmonic currents injected into the power supply and low power factor. The undesirable effects of harmonics distortion and low power factor are well documented therefore; it is highly desirable to include power factor correction schemes in the electronics equipment. Boost converter in continuous conduction mode is commonly used as a power factor correction topology due to its excellent performance in medium power. Industry standard for the control of the electronics equipment has been analog control. Now with the advent of high speed, lower cost digital signal processing (DSP) Ics, digital control there has been an increased interest in digital control of electronics equipment. Low cost digital controller TMS320F2811 is evaluated for implementing PFC function. Simulation and experiment result are shown to demonstrate PFC control of electronics equipment.

Keywords- Boost Converter, voltage mode controller, current mode controller, Power factor correction, proportional-integral (PI) controller, digital signal processor

I. **INTRODUCTION**

A typical switched-mode power supply first makes a DC bus, using a bridge rectifier or similar circuit. The output voltage is then derived from this DC bus. The problem with this is that the rectifier is a non-linear device, so the input current is highly non-linear. That means that the input current has energy at harmonics of the frequency of the voltage. This presents a particular problem for the power companies, because they cannot compensate for the harmonic current by adding simple capacitors or inductors, as they could for the reactive power drawn by a linear load. Many jurisdictions are beginning to legally require power factor correction for all power supplies above a certain power level. The simplest way to control the harmonic current is to use a filter: it is possible to design a filter that passes current only at line frequency (e.g. 50 or 60 Hz). This filter reduces the harmonic current, which means that the non-linear device now looks like a linear load. At this point the power factor can be brought to near unity,

using capacitors or inductors as required. This filter requires large-value high-current inductors, however, which are bulky and expensive. It is also possible to perform active PFC. In this case, a boost converter is inserted between the bridge rectifier and the main input capacitors. The boost converter attempts to maintain a constant DC bus voltage on its output while drawing a current that is always in phase with and at the same frequency as the line voltage. Another switch mode converter inside the power supply produces the desired output voltage from the DC bus. This approach requires additional semiconductor switches and control electronics, but permits cheaper and smaller passive components. It is frequently used in practice. Due to their very wide input voltage range, many power supplies with active PFC can automatically adjust to operate on AC power from about 100 V (Japan) to 240 V (UK).

Mr. Vinod Patel Amtech Electronics (I) Ltd. Gandhinagar, Gujarat, India design@amtechelectronics.com

II. PROPOSED SCHEME AND OPERATION

Fig. 1 – Block diagram of active PFC

Fig.1 shows the block diagram of active PFC. AC supply is given to the bridge rectifiers. Output voltage of the bridge rectifiers is given to the APFC circuit which will take the correcting action of power factor and also control the output voltage. Output of the APFC is given to the load. For controlling action, feedback is taken from the output and input. This feedback signal is given to the DSP which will take the correcting and controlling action.

A. CONVERTER TOPOLOGY

Fig. 2 – Power circuit diagram of active PFC

This converter produces an output voltage greater than the source. The ideal boost converter has the five basic components, namely a power semiconductor switch, a diode, an inductor, a capacitor and a PWM controller. The operation of the circuit is explained now. The essential control mechanism of the circuit in Fig. 2 is turning the power semiconductor switch on and off. When the switch is ON, the current through the inductor increases and the energy stored in the inductor builds up. When the switch is off, current through the inductor continues to flow via the diode D, the RC network and back to the source. The inductor is discharging its energy and the polarity of inductor voltage is such that its terminal connected to the diode is positive with respect to its other terminal connected to the source. It can be seen then the capacitor voltage has to be higher than the source voltage and hence this converter is known as the boost converter. It can be seen that the inductor acts like a pump, receiving energy when the switch is closed and transferring it to the RC network when the switch is open. When the switch is closed, the diode does not conduct and the capacitor sustains the output voltage. Waveform of inductor voltage, inductor current, capacitor voltage and capacitor current is shown in Fig.3 and Fig.4.

Fig.3 - Inductor voltage and current waveform

Fig. 4 - capacitor current and voltage waveform

B. CONTROL TOPOLOGY

Where, I_{in} – sensed input inductor current

 V_{in} – sensed input voltage

Vout – sensed converter output voltage

The sensed input voltage Vin will be in the form of a

rectified sine wave, which accurately reflects the instantaneous value of the input AC voltage. This signal is used as an input to a multiplier, along with the output error voltage, to formulate a voltage that is proportional to the desired current. This signal is then compared with the sensed actual converter current to form the error signal that drives the converter switch. The result is the input current waveform which tracks the AC input voltage waveform. The active boost circuit will correct for deficiencies in both the power factor and harmonic distortion. The converter is controlled by two feedback loops based on linear PI controllers as shown in Fig. 5. The output DC voltage is regulated by an 'outer loop', whereas the 'inner loop' shapes the inductor current. The relationship between the input voltage Vin and the output DC voltage Vo is given by,

$$
\frac{V_o}{V_i} = \frac{1}{1-d}
$$

International conference on electrical energy system & power electronics in emerging economies-2009

600.00

Where d is the duty ratio. Hence, for a fixed output voltage Vo, the input voltage will actually affect the duty ratio required. If the controller is tuned at a low input voltage level, it may produce an oscillatory response when the input voltage rises to a higher value. From (1), the duty ratio required at low input voltage level will be much higher than the duty ratio required at high input voltage level for the same output voltage. Hence, the controller gain required at low input voltage level will be larger than the controller gain required at high input voltage level. However, if the controller is tuned at a high input voltage level, it may produce a sluggish response when the input voltage drops to a lower value.

III. SIMULATION OF APFC CONVERTER

For the simulation the power rating has been choose to be 2.7 kW. The corresponding inductor value is taken for the steady state condition and the simulation is done. Fig. 6.1 shows the simulation diagram.

Fig. 6.1 Simulation of APFC in steady state condition

Fig. 6.1 shows the simulation of 2.1kW active power factor corrector and the waveforms are shown in below. Fig. 6.2 shows the power factor waveform. Average of that is 0.998. Fig. 6.3.1 shows the output voltage waveform, which can be steady state at 0.35 s. Fig. 6.3.2, shows the condition only after steady state. Fig.6.4 shows source voltage and source current, which shows that source current, is in phase with source voltage. Fig. 6.5 shows the chopper inductor current waveform. Fig. 6.6 shows the PWM pulses.

Fig. 6.2 Power factor waveform

The boost converter has been first implemented on the prototype module. The basic hardware setup is implemented and it's shown in Fig. 7. Fig. 7 shows the DSP (TMS320F2811) based implementation of APFC. PCA-2004A is the DSP control card, which houses the TMS320F2811 DSP processor along with appropriate interfacing circuitry. The current sensor sense the input current and these current signals are applied to the ADC input pin (ADCINA1,2,3) of the DSP through proper interfacing circuitry, which reduces the current signal to a maximum of 3.3 V. AC voltage sensor sense the input voltage and this input voltage is applied to the ADC channel. In addition to this, voltage divider circuit senses the DC bus voltage and through the proper interfacing circuitry the DC bus voltage is fed to the ADC channel of the DSP processor. As per control algorithm generated the pulses to trigger the IGBT. The task of generating the PWM pulse is accomplished by the DSP with the help of PWM circuit, counters, compare and period resisters. A SMPS provides the DC supply for the gate driver card and DSP control card. The control card has also a facility of serial interfacing. The DSP interrupts are employed for the implementation of over current, over voltage, over temperature.

Fig. 7 Implementation of APFC with control card

V. CONTROL ALGORITHM

Control algorithm is implemented on TMS320F2811 DSP processor for correcting the power factor. The inner current and outer voltage loop algorithm is implemented on the DSP TMS320F2811.It consist of series of sub module programs performing the individual task When supply is given first all initialization take place. All variables, peripherals, timer/counters are initialize. Once the initialization completes and timer 1 interrupt occur which decides the calling time of main core algorithm. In this case timer 1 interrupt count can be loaded for 83.33 usec. Main core algorithm will call according to the timer 1 and in that ADC scanning take place and values of all the among quantities will be available for processing and then according to the set voltage the pulses will be generated and fed to the IGBT.

The proposed control scheme has the following properties:

1) The power factor will be corrected using a closed loop PI regulator.

2) The input current will be checked every switching cycle, and if its value is above the limit, then the voltage regulation will be suspended. This will be achieved by setting the error signal to zero, which will disable the proportional action and disable the integration of the voltage error.

Fig.8.1 Algorithm for main program of APFC

Fig 8.1 shows the main program execution. First all initialization completes and when the timer interrupts occurs at every 83.33usec (12000Hz) initialization of various variables, parameters other counter and timer register is carried out. When initialization completes the core algorithm is called and accordingly the PWM pulses will be generated.

Fig.8.2 Main control algorithm for APFC program

Fig 8.2 shows the core algorithm for the APFC. Here the scanning of the input voltage, output voltage and input current International conference on electrical energy system & power electronics in emerging economies-2009

is done. Then checking for the various fault conditions whether the available quantity exceeds the maximum limit or not. At the starting the error of sensed voltage and reference voltage is quite large and hence to limit the starting current the reference voltage is increased slowly. If there is no fault the controlling action take place and IGBT is fired according to the output of PI controllers.

Fig.8.3 Output voltage protection algorithm for APFC

Fig 8.3 shows the voltage protection algorithm for the APFC. When the measured value is exceed the maximum voltage limit it's waiting for 5 cycle and give the fault signal of over voltage.

Fig.8.4 Input current protection algorithm for APFC

Fig. 8.4 shows the input current protection for the APFC. If the transient current limit exceed it gives the instantaneous tripping and PWM pulses OFF. If the instantaneous tripping not exceed then it going to check if the maximum current limit is reached or not. If it's exceeding than it's check for the 5 cycle, if it's still higher than the maximum current it gives the over current tripping.

VI. EXPERIMENAL RESULTS

Fig. 9.1 shows the chopping pulse for the IGBT. As per the control algorithm the gate pulse of 166.66 usec is generated and measured at the output of the gate driver circuit. The gate pulse is taken before the loading of the converter.

The prototype modal is first tested on the 30 V ac input and the boosting the voltage of 50 V to for the duty cycle of 0.75. The reference voltage is first slowly incremented as it was set in control algorithm. Fig. 9.2 shows the voltage waveform across the load.

Fig. 9.3 Inductor current waveform

Fig. 9.4 shows that the source current is in phase with the source voltage. Source current is not purely sinusoidal due to the harmonic content but displacement between the zero crossing of the source voltage and source current is near to zero and power factor is 0.95.

Fig.9.4 Source voltage and source current waveform

Fig. 9.5 shows the constant output voltage of 50 V at the nominal load condition. If the input voltage is changes from 30 V to 24 V the output voltage remains constant after that it goes on decreases.

Fig 9.5 varying the input voltage of 20 % and getting the constant output voltage

VII.CONCLUSION

A low cost digital design solution for APFC is presented for implementation for industry involved in manufacturing of SMPS/UPS. For voltage mode controller testing, input voltage given is 30 VAC. Output voltage is regulated at 50V DC for load of 1.2Amp. Input voltage is varied from 20V to 45VAC and the output voltage remained at 50V and boost operation is verified. Current mode controller using DSP TMS320F2811 can be implemented as per algorithm. The DSP is used for current mode controller and voltage mode controller design. The current mode controller and voltage mode controller are contained with in the software. By implementing PFC at low cost in non-PFC based SMPS/UPS, it complies with International agency regulation and become energy efficient.

For improvement, the saved resources of DSP can be utilized to control DC/DC converter (for SMPS) and DC/AC converter (for UPS) plus front-end man machine interface (for SMPS/UPS) and to integrate the converter with Computer as system for monitoring its status in a limited cost. Also voltage mode controller and zero crossing point detection can be implemented with DSP itself later.

Therefore APFC in a reduced hardware to minimum, increases the reliability, hence the cost by achieving high Input power factor and reduced Input current harmonics.

VIII. ACKNOWLEDGEMENT

The authors gratefully acknowledge the valuable advice, support and encouragement of Asst. Prof. J. N. Swami, L.D. College of Engineering and prof. V.B. Babria, L.D. College of Engineering, Gujarat university, Gujarat (India).

REFERENCES.

[1] Samia Pillai Pitchai and B.Umamaheswari, 'A Low Cost Design Solution - DSP Based Active Power Factor Corrector for SMPS/UPS (Single Phase)' Department of Electrical and Electronics Engineering, College of Engineering, Anna University, Chennai 600 025, India.

[2] H.M.EL-BOOK, M.E. Masoud, And M. Mahmoud, "A Microprocessor-Based Adaptive Power Factor Corrector for Nonlinear Loads", IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 31*,* NO. I**,** FEBRUARY 1990.

[3] Henry S. H. Chug*, *Member ZEEE,* S.Y.R**.** Hui, Senior Member, IEEE, and D. Y**.** Qiu, "Control of Active Power Factor Corrector Using A Single Current Sensor**"**.

[4] I.Yamamoto, KMatsui, and M.Matsuo, "A comparison of various DC-DC converters and their application to power factor correction" IEEE Transaction on PCC, p.p 128-135, March 2000.

[**5]** S.Arulselvi**,** G.Uma and M.Chidambaram**,** "Design of PID controller for boost converter with RHS zero", IEEE Transaction, p.p 532-537, 2002.

[6] Angelo Brambilla, "A 2 kW 100 kHz power converter" IEEE Transactions on Industrial Electronics, p.p 300-308, Vol. 46, No. 2, April 1999.

Komal A. Sonagra is currently working as a lecturer in the electrical department at the Kalol Institute of Technology and Research Centre, Kalol. She has received her M.E.(Electrical) from the L.D. Engineering college, Ahmedabad form the Gujarat University, and received B.E.(Electrical) form the L.E. College, Morbi from Shaurastra University, Rajkot. Her area of interest includes the power electronics, power system and automation.

Devendra Tandel is currently pursuing M. Tech. in Electrical (power apparatus and system) from Nirma University of Science and Technology, Ahmedabad and received B. E. in electrical engineering from Shaurastra University, India in 2007, and received D. E. E. in electrical engineering from T. E. B. Gujarat India, in 2003. His research area includes power electronics & electrical drives.

Mr. Vinod Patel is currently working with R & D department at Amtech electronics (I) ltd, India as a manager. He had received hi B. E. (Instrumentation and Control) from L. D. Engineering College Ahmedabad, India in 1994. He had experience of about 14 years in the field of power electronics and drives. He had worked with development of specialized power supplies for plasma applications, converter/inverter for wind power generation, traction drives. He had also worked with different types of IGBT drives, DSP control board development. He is currently involved with development of specialized power supplies, Vector control and sensor-less control of AC drive and multilevel inverters.